

Digital Logic Design Quiz 4 Section: 65_E Spring 2025		
1.	Draw the diagram and truth table of <ul style="list-style-type: none"> <li>a. Controlled D Latch</li> <li>b. JK Flip-Flop</li> <li>c. SR Latch</li> </ul>	[4+4+3=11]
2.	Draw the <u>figure</u> and <u>timing diagram</u> of a 2-bit asynchronous down counter.	[4]

\*This is not the actual question file. We got the image but not in good condition. So, re-written in this file.